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Abstract
In Fall 2016, ESA presented paper SLS-RFM 16-10 documenting a possible issue with the
frequency lock-in range specification in Recommendation 2.1.8A of typically 267 to 1067 Hz in
considerings (b) from considerings (a) for loop bandwidths (2BLO) in the range of 200 to 800
Hz with a recommendation of 100 Hz step size for frequency sweeping. The paper calculated
the lock-in range to be ±266 to ±1064 rad/s or ±42 to ±168 Hz. Also, Recommendation 2.1.8B
has the same issue for considerings (a) and (b), i.e. for 2BLO = 10 Hz, a lock-in range of 13
Hz was specified and a recommendation of 5 Hz step size for frequency sweeping. ESA also
provided test results from the Rosetta and Exomars transponders. The results were somewhat
inconsistent since the tests to verify lock-in and pull-in range did not include acquisition time
which is vital to the definition of these performance measures. This paper will address these test
results below. However, we first examine the rationale for Recommendation 2.1.8A/B and its
consistency with the theory of 2nd order phase lock loop operations. Our approach is to design
a digital phase locked loop (DPLL) from phase locked loop (PLL) requirements. All analysis
will be performed with a DPLL.
1 Introduction
PLLs originated in 1919 [2]. Since then, the implementation of PLLs into communications hardware
is commonplace with the DPLL as the preferred platform in modems. Though the origins of
Recommendations 2.1.8A/B are somewhat obscure, since the input papers are no longer available,
we assume that the basis for the recommendation originate from classical PLL theory [3]. Therefore,
we validate these recommendations using a mixture of classical theory and the modern approach
of DPLL simulations/implementations. We will focus our study on Recommendation 2.1.8A. We
note that Recommendation 2.1.8B can be extrapolated from these results.
There are two distinct categories of PLL theory: linear and non-linear analyses. Within each
category are two more classifications of noise and noiseless analyses. The most well understood
body of analysis is the linear analysis. However, it can only approximate the acquisition time
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under the noiseless case. On the other hand, noisy non-linear analysis can make good predictions
for mean-time between cycle slips and the variance of the output jitter, but it cannot predict
acquisition time. Since Recommendation 2.1.8A is primarily concerned with acquisition, our best
tool is the noiseless linear theory though the predictions are approximate. However, we note that
PLLs generally operate with large loop signal-to-noise ratios so effectively they are noiseless.
This paper has seven sections following the Introduction. Section 2 defines the PLL model and
how the DPLL was designed. Section 3 discusses the formal linear theory of PLLs and DPLLs.
Section 4 makes an attempt at non-linear analysis of DPLL. Section 5 defines the PLL performance
measures from classical linear theory. Section 6 provides the simulation results. Section 7 correlates
the results with input paper SLS-RFM 16-10. And finally, Section 8 concludes with remarks.
2 Phase Locked Loop Model
We first review the design methodology to design a 2nd order DPLL from a 2nd order PLL.
2.1 Design Methodology
The approach to DPLL design and simulation is to first start with an analog transfer function/dif-
ferential equation of the PLL and then transform to discrete time/difference equation of the DPLL.
This allows the user the ability to use classical control theory parameters, i.e. natural frequency,
loop bandwidth and damping factor to specify performance characteristics and then simulate/de-
sign the loop with discrete digital components. Our goal is to design the loop to analyze the lock-in
range given a particular loop bandwidth based on the natural frequency and damping factor. These
parameters are used by convention and their definition are found in [1, 3, 2]. The model we will
use is first defined with s-parameters, i.e. in Laplace transform domain. Figure 1 shows a block
diagram of this model. The input is a radio frequency sine-wave with frequency of fo and a phase
offset of θi. The waveform is passed through a bandpass filter that only delays the signal into the
detector and does not contribute to the analysis of the loop. The delay effectively adds a value of pi
to the phase offset. The detector is a multiplier that has a gain defined by Kd. This is followed by
a control loop filter whose transfer function is FLF (s) which leads to a voltage controlled oscillator
(VCO) gain followed immediately by the VCO transfer function of 1s . The signal is then fed back
to the detector. The output of the VCO defines the phase of a cosine function whose frequency is
the quiescent or expected frequency of the input sine-wave.
Through trigonometry the multiplier will produce output sine-waves that are a function of the
phase sum and difference between the input sine-wave and the cosine estimate, i.e.
sin(2pifot+ θi)× cos(2pifot+ θo) = 1
2
sin(θi − θo) + 1
2
sin(4pifot+ θi + θo) ≈ 1
2
sin(θi − θo), (1)
where fo is the frequency of the carrier that is again assumed to be the same as the quiescent
frequency of the VCO. Note, the frequency of the sum is approximately twice the input frequency
and will be suppressed since the transfer function of the PLL is a low pass filter. The difference is
a baseband signal and therefore will determine the operation of the PLL.
When the input sine wave is locked or acquired, the output of the multiplier is very close to zero
phase, i.e. 12 sin(θi− θo) ≈ 12θe. This is called the tracking stage and PLL is operating in the linear
2
sin(2pifot+ θi) FBP (s) x Kd FLF (s) Kv
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Figure 1: Simplified Analog Phase Locked Loop Model
region and this results in the approximation in (1). In general, during the acquisition mode, the
PLL is operating in the non-linear region due to the output sine function of the detector. It can
also be driven into the non-linear region while operating in the linear as a result of noise. For this
analysis, the linear, noiseless case is only considered.
2.2 Approach
The following list of steps define how to design and simulate the loop model using Figure 1:
1. Define the performance in the analog s-domain (Laplace), i.e. specify the natural frequency
ωn, and damping factor ζ. Equivalently, the noise loop bandwidth BL can be specified since
ωn = 2BL/(ζ +
1
4ζ ).
2. Set Kd = 1/2 (the scaling value after the multiplication of the input sine function with the
cosine function from the VCO) and use the active PI loop filter FLF (s) =
sτ2+1
sτ1
, by defining
τ2 = 2ζ/ωn and τ1 = 10τ2. Then Kv = ω
2
nτ1/Kd. Note steps 1 and 2 are found in [1].
3. Use the bilinear transform to convert to discrete-time z-domain, i.e.
s =
2(z − 1)
Ts(z + 1)
(2)
where Ts is the sampling frequency of the discrete-time PLL
1.
The conversion of FLF (s) to FLF (z) is through the bilinear transform which is now detailed:
FLF (z) = FLF (s)
∣∣∣∣
s=
2(z−1)
Ts(z+1)
=
G1 +G2z
−1
1− z−1 (3)
where G1 =
Ts+2τ2
2τ1
and G2 =
Ts−2τ2
2τ1
.
Also, the transfer function of the VCO can be defined by combining the VCO gain with the
integrator and using the bilinear transform:
1Note, that because the bilinear transform maps the entire s-plane from [−∞,∞] on to the unit circle of the
z-plane [0, 2pi], frequency warping will occur as the transform applies an arctan function to the mapping to avoid
aliasing. In order to compensate for the distortion, prewarping is needed to ensure that effective equalization of the
frequency response to largest frequency of interest ωo, i.e. s =
ωo(z−1)
tan(ωoTs/2)(z+1)
[6]. For the active PI DPLL, the
largest frequencies of interest is at wo =
1
τ2
where τ2 = 2ζ/ωn. Therefore, in our simulations, the largest wo is around
50 Hz. Then tan (ωoTs/2) = tan(
50
8e4
) = 6.25e-4 for Ts = 2.5e-5 sec, which is the same as the argument
50
8e4
= 6.25e-4.
Therefore, it is not necessary to use the prewarping transform.
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FV CO(z) = FV CO(s)
∣∣∣∣
s=
2(z−1)
Ts(z+1)
=
KvTs(z + 1)
2(z − 1) (4)
4. Create difference equations for the loop using (3) and (4).
5. Simulate the PLL using Matlab.
3 Formal Analysis Using Linear Theory
This section starts the analysis using techniques developed in control theory. We begin with the
classical transfer function analysis.
3.1 Frequency Transfer Functions
3.1.1 Continuous Time Transfer Functions
As a result of restricting the analysis to the linear region, transfer functions can easily be analyzed.
The open loop transfer function in the s-domain is defined as [3, 1]:
Ho(s) =
Θo(s)
Θe(s)
=
KdFLF (s)Kv
s
=
Kdω
2
nτ1(sτ2 + 1)
Kds2τ1
=
ω2n(s2ζ/ωn + 1)
s2
=
s2ζωn + ω
2
n
s2
(5)
where Θo(s) and Θe(s) are the Laplace transforms of θo and θe respectively.
The closed loop transfer function is:
Hc(s) =
Θo(s)
Θi(s)
=
Ho(s)
1 +Ho(s)
=
s2ζωn+ω2n
s2
1 + s2ζωn+ω
2
n
s2
=
s2ζωn + ω
2
n
s2 + s2ζωn + ω2n
(6)
where Θi(s) is the Laplace transform of θi.
The poles of (6) are at s = −ωn(ζ ±
√
ζ2 − 1), found by completing the square of the denominator
and the zero is at s = −ωn2ζ . A plot of the poles for various values of ζ is shown in Figure 2.
For ζ < 1, the poles are complex pairs that approach the imaginary axis, i.e. Real{s} = 0. For
ζ → 0, the response becomes more undamped and oscillatory. These values should be avoided.
Note that the magnitude of the poles is always ωn for this case, basically saying that the effect on
the magnitude of the closed loop transfer function (and the error transfer function defined later) is
stationary at ωn. For ζ = 1, there is a single pole on the real axis at -1. For ζ > 1, the poles are
real pairs. For ζ ≥ 1, the response is purely exponentially damped.
We can also plot the magnitude frequency response of the closed loop transfer function (6) precisely
with Matlab for various values of ζ is shown in Figure 3.
The phase error transfer function is:
He(s) =
Θe(s)
Θi(s)
=
1
1 +Ho(s)
=
1
1 + s2ζωn+ω
2
n
s2
=
s2
s2 + s2ζωn + ω2n
, (7)
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Figure 2: Location of Poles and Zeros in Complex s-Plane
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Figure 3: Closed Loop Transfer Function
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note that since the denominator is the same as in the closed loop transfer function, the pole
locations for both are identical. We see that there are zeros in numerator existing at location
s = 0. The response should start at −∞ for s = 0 and rise until the locations of the poles at
s = −ωn(ζ ±
√
ζ2 − 1). In effect, the response should look like a high-pass filter with the knee at
ωn. A plot of (7) for various ζ values is shown in Figure 4.
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Figure 4: Phase Error Transfer Function
3.1.2 Discrete-Time Transfer Functions
The denominators of the continuous time transfer functions in (6) and (7), clearly demonstrate the
second order nature of the system. We can apply the bilinear transform to the loop filter and VCO
functions in both equations using (2) and get for (6):
Hc(z) = Hc(s)
∣∣∣∣
s=
2(z−1)
Ts(z+1)
=
2(z−1)
Ts(z+1)
2ζωn + ω
2
n(
2(z−1)
Ts(z+1)
)2
+ 2(z−1)Ts(z+1)2ζωn + ω
2
n
. (8)
After some algebra, we get:
Hc(z) =
((ωnTs)
2 + 4ωnTsζ)z
2 + 2(ωnTs)
2z + (ωnTs)
2 − 4ωnTsζ
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4 . (9)
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For (7),
He(z) = He (s)
∣∣∣∣
s=
2(z−1)
Ts(z+1)
=
(
2(z−1)
Ts(z+1)
)2
(
2(z−1)
Ts(z+1)
)2
+ 2(z−1)Ts(z+1)2ζωn + ω
2
n
. (10)
Then,
He(z) =
4z2 − 8z + 4
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4 . (11)
As in the Laplace domain, He(z) = 1−Hc(z).
In Figure 5, we compare the results for Hc(f) using (6) by evaluating Hc(s)
∣∣∣∣
s=j2pif
and (8) using
Hc(z)
∣∣∣∣
z=exp(j2pifTs)
to show that for the most part, the equations have nearly identical frequency
responses. Note that the discrete spectrum will repeat itself every Fs = 1/Ts Hz due to the
repetition from the transform z = exp(j2pifTs). An anti-aliasing filter at the digitizer that is not
shown will suppress the artifacts. However, there is some distortion in the discrete implementation
before the Nyquist rate, most likely as a result of the frequency warping from the bilinear transform
[6]. In this case, there is more attenuation of the stop band than predicted by the s-domain. This
can be seen as beneficial to the overall performance but the transfer characteristics diverge from
its -20 dB/decade decline. As demonstrated, the s-domain and z-domain responses are on top of
each other prior to warping as they approach the Nyquist rate.
We can also plot the phase error transfer functions. In Figure 6, we compare (7) using He(s)
∣∣∣∣
s=j2pif
and (11) using He(z)
∣∣∣∣
z=exp(j2pifTs)
. In this plot, note that the largest suppression occur at frequency
below the natural frequency. Above the natural frequency results in phase errors that have little
or no suppression. Also note that like the closed loop transfer function, there is a zero after the
Nyquist frequency due to the spectrum repetition.
3.2 Linear Performance Predictions
We consider two inputs in the z-domain to (11), i. frequency step of Ω0Ts
z
(z−1)2 and ii. frequency
ramp Ω1T
2
s
z(z+1)
2(z−1)3 [2], where Ω0 is the frequency shift at t = 0 in rad/sec and Ω1 is the constant
frequency ramp applied at t = 0 in rad/sec2 or sec−2.
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3.2.1 Frequency Step Time Response
For the frequency step:
θe(z) =Ω0Ts
z
(z − 1)2He(z)
=Ω0Ts
z
(z − 1)2
4z2 − 8z + 4
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
=
4Ω0Tsz
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4 .
(12)
For some convenience, we write the above equation as:
θe(z) =
4Ω0Ts
(ωnTs)2+4ωnTsζ+4
z
z2 + 2 (ωnTs)
2−4
(ωnTs)2+4ωnTsζ+4
z + (ωnTs)
2−4ωnTsζ+4
(ωnTs)2+4ωnTsζ+4
. (13)
We can use the z-transform pair:
az2 + bz
z2 + 2cz + d2
⇔
√
a2d2 + b2 − 2abc
d2 − c2 d
n cos(ωdn+ φ) (14)
where ωd = arccos
(− cd), φ = arctan( ac−ba√d2−c2) and d > 0. For this case, a = 0 then (13) has a
time response of:
θe(n) =
4Ω0Ts
(ωnTs)2+4ωnTsζ+4√
(ωnTs)2−4ωnTsζ+4
(ωnTs)2+4ωnTsζ+4
−
(
(ωnTs)2−4
(ωnTs)2+4ωnTsζ+4
)2
(
(ωnTs)
2 − 4ωnTsζ + 4
(ωnTs)2 + 4ωnTsζ + 4
)n/2
cos(ωdn+φ) (15)
where
ωd = arccos
− (ωnTs)2−4(ωnTs)2+4ωnTsζ+4√
(ωnTs)2−4ωnTsζ+4
(ωnTs)2+4ωnTsζ+4
 (16)
and φ = arctan (−∞) = −pi/2.
Then
θe(n) =
4Ω0Ts
(ωnTs)2+4ωnTsζ+4√
(ωnTs)2−4ωnTsζ+4
(ωnTs)2+4ωnTsζ+4
−
(
(ωnTs)2−4
(ωnTs)2+4ωnTsζ+4
)2
(
(ωnTs)
2 − 4ωnTsζ + 4
(ωnTs)2 + 4ωnTsζ + 4
)n/2
sin(ωdn) (17)
3.2.1.1 Asymptotic Analysis
Recall that the final value theorem says that for a discrete function f [k] the limk→∞ f [k] =
limz→1(z − 1)F (z) where F (z) is the z-transform of f [k]. Then (12) becomes,
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lim
k→∞
θe(k) = lim
z→1
(z − 1)θe(z)
= lim
z→1
(z − 1) 4Ω0Tsz
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
= lim
z→1
4Ω0Ts(z
2 − z)
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
→0
(18)
Thus the DPLL will have a zero phase error as time approaches infinity for any value of Ω0. This
implies that for a DPLL using an active PI loop filter, the pull-in range, i.e. the frequency range
for which the DPLL will lock is infinite.
3.2.2 Frequency Ramp Time Response
For a frequency ramp, the input is: Ω1T
2
s
z(z+1)
2(z−1)3 and therefore:
θe(z) =Ω1T
2
s
z(z + 1)
2(z − 1)3He(z)
=Ω1T
2
s
z(z + 1)
2(z − 1)3
4z2 − 8z + 4
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
=Ω1T
2
s
z(z + 1)
2(z − 1)
4
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
=
2Ω1T
2
s (z
2 + z)
(z − 1)(((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4)
(19)
At this point, we can break the equation into partial fractions and find the numerator unknowns
using residues. Afterwards, we perform an inverse z-transform to each term. Since the development
is quite tedious, we will not document all steps but to show the end result.
θe(n) =
Ω1
ω2n
[
−δ[n] + u[n] +A
[
(ωnTs)
2 − 4ωnTsζ + 4
((ωnTs)2 + 4ωnTsζ + 4)
]n
2
cos(ωdn+ φ)
]
(20)
where,
ωd = arccos
− ((ωnTs)2−4)((ωnTs)2+4ωnTsζ+4)√
(ωnTs)2−4ωnTsζ+4
((ωnTs)2+4ωnTsζ+4)
, (21)
φ = arctan
 ((ωnTs)
2−4ωnTsζ−4)
((ωnTs)2+4ωnTsζ+4)
((ωnTs)2−4)
((ωnTs)2+4ωnTsζ+4)
− ((ωnTs)2−4ωnTsζ+4)
((ωnTs)2+4ωnTsζ+4)
((ωnTs)2−4ωnTsζ−4)
((ωnTs)2+4ωnTsζ+4)
√
(ωnTs)2−4ωnTsζ+4
((ωnTs)2+4ωnTsζ+4)
−
(
((ωnTs)2−4)
((ωnTs)2+4ωnTsζ+4)
)2
 , (22)
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and,
A =√√√√√√
[
((ωnTs)2−4ωnTsζ−4)
((ωnTs)2+4ωnTsζ+4)
]2 (ωnTs)2−4ωnTsζ+4
((ωnTs)2+4ωnTsζ+4)
+
[
((ωnTs)2−4ωnTsζ+4)
((ωnTs)2+4ωnTsζ+4)
]2 − 2 ((ωnTs)2−4ωnTsζ−4)
((ωnTs)2+4ωnTsζ+4)
((ωnTs)2−4)
((ωnTs)2+4ωnTsζ+4)
((ωnTs)2−4ωnTsζ+4)
((ωnTs)2+4ωnTsζ+4)
(ωnTs)2−4ωnTsζ+4
((ωnTs)2+4ωnTsζ+4)
−
(
((ωnTs)2−4)
((ωnTs)2+4ωnTsζ+4)
)2 .
(23)
Obviously, this is a very unwieldy form of the solution. The insight that can be drawn is that
the response is in the form of a dampened sinusoid that will rise to final value of Ω1
ω2n
. In general,
the bilinear transform produces very complex transfer and response functions but it guarantees
stability in z-domain if there’s stability in the s-domain. We could plot (20) but a simpler approach
to finding the time response is to use (19) in Matlab and let Matlab perform the inverse. Plots of
this approach for (20) and (17) respectively, are found in Figures 8 and 7 below. As demonstrated,
the final values of (20) and (17), i.e. Ω1
ω2n
and zero respectively, are approached rather quickly, i.e.
within one lock time for ζ = 1 and ζ = 0.707.
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3.2.2.1 Asymptotic Analysis
Using the final value theorem on the frequency ramp response, (19) becomes:
lim
k→∞
θe(k) = lim
z→1
(z − 1)θe(z)
= lim
z→1
(z − 1)
[ Ω1
ω2n
z − 1 +
Ω1
ω2n
((ωnTs)
2 − 4ωnTsζ − 4)z + Ω1ω2n ((ωnTs)
2 − 4ωnTsζ + 4)
((ωnTs)2 + 4ωnTsζ + 4)z2 + (2(ωnTs)2 − 8)z + (ωnTs)2 − 4ωnTsζ + 4
]
→Ω1
ω2n
(24)
According to [3], since θe(k) is actually limited by the sine function, its maximum value is 1 when
θe(k) = pi/2 = 1.5708 rad. Therefore,
max Ω1 = ω
2
n. (25)
Note that (18), (24) and (25) are consistent with the s-domain analysis [3].
4 Non-Linear Analysis
Up to this point, all analysis was performed based on linear methods. Non-linear analysis is
considerably harder and the results are not insightful. One approach is to use a phase-plane plot
of the phase error over time. Some work was done on a zero-crossing digital PLL was performed
in [4]. Though in theory, an argument can be made that there is a direct relationship between
this DPLL and a zero-crossing DPLL and the results can be interchanged, we will not analyze the
12
zero-crossing DPLL. However, we will introduce the phase-plane technique in this section and make
use of it in following sections.
The difference equations that are the result of the DPLL model used can be plotted on a two-
dimensional Cartesian coordinate system that begins at the initial phase and terminates when the
DPLL achieves lock. We can either plot the current phase φk on the y-axis and the previous phase
φk−1 on the x-axis or plot the difference ∆φ on the y-axis and the current phase φk. Both plots
contain the same information. Figure 9 shows an example of the technique. Note that all angles are
normalized to pi radians. In this case, a frequency step (Ω0/2pi) of 130 Hz was applied to a DPLL of
ωn = 120 Hz and ζ = 0.707. The resulting analysis shows an acquisition time of 0.003575 seconds
as each plot shows a starting point at around −1.24pi radians and an end point at 0 radians.
4.1 Lock Criteria
Since a DPLL will vary its estimate when lock is reached, the criteria to determine lock must account
for this variability. Therefore the criteria that was defined included a measurement accuracy of 
within zero radians. The most effective lock criteria was the concurrent condition that the current
and the two previous phase errors all are within  of zero radians. The rationale for this is that
a second order loop should maintain lock for three consecutive samples. The value for  was
determined based on the absolute value of θe(n) (17) and shown in Figure 7 at arrow point based
on the theoretical lock time defined below (27). The actual  value used deviated slightly within a
factor of around 2 from (27) since the linear behavior is an approximation. The final values were
determined by reviewing the actual phase estimation plots, for example reviewing plots such as
Figure 10 and determining the best values to define lock. Table 1 results are based on  calculated
values from (27) of -0.048 to -0.063 but the final values used were 0.02 to 0.1.
The calculated acquisition times were compared to the theoretical lock times and pull-in times.
The resultant times were very accurate in regards to when the phase error settled to zero. To show
the efficacy of this approach, Figure 10 shows the phase error analysis used in Figure 9. The input
phase is shown in black while estimated phase is shown in red. The predicted lock time of 0.0083
(defined in Section 5.2) is shown in green and the predicted pull-in time (defined in Section 5.4)
of 0.0014 seconds is shown in blue. The acquisition time of 0.003575 seconds from phase-plane
analysis is shown in a thicker red line. Note, there is always a phase shift of pi radians between
the input phase and the estimated phase due to the delay from the input passband filter. After
reviewing many simulation runs, the criteria is deemed to be sound and accurate.
5 Performance Measures Defined
References [1, 3] provide all of the following performance measures.
5.1 Lock Range
The lock range ∆ωL is “the frequency range within which a PLL locks in one single-beat note
between reference frequency and output frequency.”
∆ωL ≈ ±2ζωn radians/second. (26)
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Figure 9: Phase-Plane Analysis of DPLL
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Figure 10: Phase Error Analysis
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5.2 Lock Time
The lock time TL is “the time the PLL needs to get locked when the acquisition process is a (fast)
lock-in process.” In other words, the lock time is time it takes to lock within the lock range.
TL ≈ 2pi
ωn
seconds. (27)
5.3 Pull-in Range
The pull-in range ∆ωP is “the range which a PLL will always become locked but the process can
be slow.” For the active PI filter:
∆ωP →∞ radians/second. (28)
5.4 Pull-in Time
The pull-in time TP is “the time the PLL needs to get locked when the acquisition process is a
(slow) pull-in process.” For the active PI filter:
TP ≈ pi
2Ω20
16ζω2n
seconds. (29)
6 Simulation Results
6.1 Approach for True Lock Range Determination
Recommendation 2.1.8A is basically a recommendation of what frequency step to use at the ground
when sweeping the spacecraft receiver to ensure the steps are within the lock range of the receiver.
As document SLS-RFM 16-10 points out, the recommendation could be in error in specifying the
step size in Hz. Our approach is to determine what the true lock range is based on a predicted
lock time. We will also compare our simulated lock range to the theoretical lock range in equation
(26). Then we offer conclusions and interpretations of the testing results from document SLS-RFM
16-10. The simulations are based on a DPLL engine found in [5].
To find the true lock range, we find the largest frequency step that will give an average acquisition
time that is less than or equal to the predicted lock time TL (27). We average over eight equally
spaced incremental initial phase offsets from −pi to pi. Recall that the acquisition time is found
using the approach defined in Section 4.
6.2 Frequency Step Results
Recommendation 2.1.8A defines the noise loop bandwidth to be in the range of 100 to 400 Hz. For
a ζ = 0.707, our goal is to verify that the lock range is defined in (26) or ∆ωL ≈ ±4ζBL/(ζ + 14ζ ).
For BL = 100 Hz, ∆ωL = 266.64 radians/second or 42.4370 Hz. The required ωn = 2BL/(ζ+
1
4ζ ) =
188.5713 radians/sec or 30.0121 Hz. For BL = 400 Hz, ∆ωL = 1.0666e+03 radians/second or
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BL 100 Hz 200 Hz 300 Hz 400 Hz
Natural Frequency 30 Hz 60 Hz 90 Hz 120 Hz
Theoretical Lock Range ±42.4370 Hz ±84.87 Hz ±127.31 Hz ±169.7482 Hz
Lock Time 0.0333 sec 0.0167 sec 0.0111 sec 0.0083 sec
 2e-2 4e-2 6e-2 1e-1
Frequency Step 89 Hz 180 Hz 296 Hz 473 Hz
Pull-in Time 0.0407 sec 0.0208 sec 0.0167 sec 0.018 sec
Average Acquisition Times 0.0333 sec 0.0165 sec 0.0106 sec 0.0083 sec
Frequency Step -88.7 Hz -180 Hz -289 Hz -445 Hz
Pull-in Time 0.0404 sec 0.0208 sec 0.0159 sec 0.0159 sec
Average Acquisition Times 0.0334 sec 0.0166 sec 0.0105 sec 0.0085 sec
Table 1: Data Results for ζ = 0.707
169.7482 Hz. The required ωn = 2BL/(ζ +
1
4ζ ) = 754.2852 radians/sec or 120.0482 Hz. Lock times
are TL ≈ 2piωn = 0.0333 seconds for BL = 100 Hz and TL = 0.0083 seconds for BL = 400 Hz.
The objective is use the lock times as a target for the average acquisition times by which we can
determine the true lock range. Table 1 is a summary of the simulation results. It indicates that the
theoretical lock range (26) is too narrow. For BL = 100 Hz, a frequency step size of ±88 Hz will
allow the DPLL to lock within the theoretical lock time as opposed to the conservative theoretical
±42.4370 Hz defined by (26). Also, for BL = 400 Hz, a frequency step size of ±445 Hz will allow the
DPLL to lock within the theoretical lock time as opposed to the conservative theoretical ±169.7482
Hz defined by (26). BL values for 200 and 300 Hz are provided as well. Each column indicates
that the lock range prediction (26) is too narrow. The ratios for the BL to the true one-sided lock
range are: 1.1364, 1.1111, 1.0381, and 0.8989 for 100, 200, 300, and 400 respectively. Note that
the pull-in times are larger than the average acquisition times so their predictions are much less
useful.
6.3 Frequency Ramp Results
For BL = 100 Hz and ζ = 0.707, the result of (25), i.e. Ω1 =
ω2n
2pi = 5.6594e3, does not work.
Instead a ramp of slightly lower value Ω1 =
0.9434ω2n
2pi = 5.3391e3 sec
−2 will work. A plot of this
ramp response is shown in Figure 11. Note that the DPLL starts at phase error of pi radians, i.e.
the DPLL is in lock since the input passband filter has a delay of pi radians. A phase error of
pi + pi/2 is reached quickly as predicted by (19) and Figure 8. If we use ζ = 1, again the value of
Ω1 =
0.99ω2n
2pi = 4.0336e3 sec
−2 will work (shown in Figure 12) but Ω1 =
ω2n
2pi = 4.0744e3 sec
−2 does
not work. This result also applies to BL of 200, 300 and 400 Hz. After, trying various damping
factors, the conclusion is that (25) is very much an approximation. The DPLL can track a ramp of
Ω1 =
αω2n
2pi with α . 1 for ζ ≤ 1 and α & 1 for ζ > 2. We do not have an explanation for this. We
speculate that for Ω1 =
ω2n
2pi to be achieved, the bandwidth of the transfer function has to be large
enough to accommodate the frequency dynamics.
Note that it is critical that the DPLL is initially in lock. If the DPLL is not in lock, then our
results show that the DPLL cannot track even for α = 0.5.
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7 Correlating Results with SLS-RFM 16-10
SLS-RFM 16-10 test results for Section 3.1 are difficult to interpret because there is no acquisition
time recorded. The definition of lock was a declaration of lock by the receiver. Therefore we cannot
correlate our results since we don’t know if they achieved a pull-in range or a lock-in range. As
stated before, the pull-in range for an active-PI loop filter is infinite (28). As a result, we don’t
understand the test measurements or the results.
From Table 1, the theoretical lock range for BL = 100 and ζ = 0.707 is ±42.4370 Hz and our
simulation results indicate that true lock range based on achieving the theoretical lock time is ±88
Hz. Given that the SLS-RFM 16-10 tests do not define an acquisition time, no conclusion is drawn
from comparing results. We find the same conclusion from reviewing section 3.2 of SLS-RFM
16-10.
Note, that the sweep rate tests in the annex of SLS-RFM 16-10 to measure ωn will have some
error given the simulation results in Section 6.3. Also, as noted in the previous section, frequency
ramping testing must ensure that the PLL start initially in lock or else the PLL cannot maintain
lock. So the results of calculating ωn from a maximum frequency ramp is problematic as the receiver
must start in lock.
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8 Conclusion and Comments
We are in agreement that Recommendation 2.1.8A is probably in error for considering (b) and
that recommends (1) should, in principle, be updated. Our simulations indicate that a step size of
±88 Hz or 176 Hz should be recommended based on the smallest 2BL = 200 Hz. However, since
the current recommendation of 100 Hz is less than 176 Hz, the recommendation still works but is
not as efficient. Therefore we do not believe this is not an urgent change. Remember, that our
simulation results are based on the theoretical lock time of TL = 2pi/ωn. If a different target lock
time is agreed upon, one that maybe based on a practical time limit, then the results will change.
We do, however, agree that considering (b) be updated to reflect Hz values immediately.
As an aside, Gardner [3] page 137, has stated that ζ < 1 can produce clusters of cycle slips (or
multiple cycle slips) that can throw the demodulator way out of lock for 2nd order PLL. We have
seen these cluster slips for Costas loops and DPLLs under simulation and the clusters do reduce in
likelihood for ζ ≥ 1. There should be some consideration to recommending ζ ≥ 1 when missions
are concerned about cycle slips. If there is interest, we can present our findings in a future input
paper.
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